Abstract-The models of electro-physical effects built-into
INTRODUCTION
In novel microprocessors produces by Intel, AMD, Apple, Samsung, NEC Electronics high-k gate CMOS devices are used. In recent years high-k gate nano-scale MOSFETs became to real candidates to reduce standby power consumption of CMOS VLSIs due to their possibility in reduction of gate leakage current in comparison with conventional silicon dioxide gate structures. In previous works the electro-physical behavior of unirradiated high-k gate MOSFETs using Sentaurus [1] - [4] and ATLAS [5] , [6] device modeling tools was analyzed. However, the use of high-k gate dielectric also effects the rest characteristics of MOSFETs which need to be studied in detail.
In our work according to the modeling and design strategy for nanoelectronics devices supported by European Nanoelectronics Initiative Advisory Council we have realized the TCAD modeling procedure to achieve close match between TCAD modeling results and experimental characteristics.
II. PHYSICAL TCAD MODELS
All the physical models of mobility, scattering, carrier transport, tunneling, quantization, generation-recombination, hot-carrier injection implemented in Sentaurus version J-2014.09 were examined. The set of adequate models was selected and recommended for high-k gate MOSFET design (see Table I ). The experimental works [7] - [16] where the main physical parameters describing the silicon-dioxide surface discrete trapped charges; device doping profiles; electron and hole mobilities of conversional and SOI FETs with different gate stack and others were analyzed. The real input data for the physical parameters used in Sentaurus tool for different high-k gate FET structures simulation were established.
In [6] - [8] [6] .
Direct Tunneling model parameters were modified with using [9] . 
III. 45NM MOSFET MODELING
The calibration of electrical characteristics for different high-k gate MOSFETs was carried out comparing I-V characteristics obtained from TCAD simulations and those from measurements.
45nm MOSFET structure with polysilicon gate (W poly = 500 nm, L poly = 45nm) was simulated. Different gate dielectric: SiO 2 , HfO 2 and composite (stack) of SiO 2 and HfO 2 were used. For all modeled MOSFET structures EOT was set at 1.5 nm (see. Fig.1). ).
The doping of the silicon source/drain region is assumed to be 1·10 20 cm -3 . The peak value of doping concentration in silicon channel region is assumed to be 1·10 18 cm -3 . The doping concentration in polysilicon gate is 1·10 22 cm -3 at the top and 1·10 20 cm -3 at bottom of the polysilicon gate.
Threshold voltage (V th ), drain leakage current (I off ) and gate leakage current (I gate ) were calculated at a lower voltage (V ds =0.1 V, V gs from 0 to 1.0 V). Saturation drain current (I on ), mobility (μ) and transconductance (S) were calculated at a high voltage (V ds =1.0 V, V gs from 0 to 1.0 V). The values of the basic parameters for 45nm MOSFET with the three types of gate dielectric are collected in Table II . Table II and Fig. 2 and Fig. 3 show that the gate carrier tunneling effect could be pressed and gate leakage current could be considerably 6-7 orders reduced by replacement traditional SiO 2 gate dielectric of equivalent HfO 2 dielectric.
The rest of important MOSFET parameters: threshold voltage, saturation drain current, mobility, transconductance etc. degrade after replacing SiO 2 with HfO 2 in MOSFETs with polysilicon gate (see Fig.3-Fig.6 ).
The presented TCAD simulation results agree with experimental I-V characteristics investigations [1] , [4] and [13] . 
IV. CONCLUSION
The physical TCAD models providing an adequate modeling of deep submicron high-k MOSFETs have been selected. I-V characteristics of 45 nm high-k gate MOSFET on bulk substrate were simulation with selected models for confirm their adequacy.
